JPH0570942B2 - - Google Patents

Info

Publication number
JPH0570942B2
JPH0570942B2 JP58053078A JP5307883A JPH0570942B2 JP H0570942 B2 JPH0570942 B2 JP H0570942B2 JP 58053078 A JP58053078 A JP 58053078A JP 5307883 A JP5307883 A JP 5307883A JP H0570942 B2 JPH0570942 B2 JP H0570942B2
Authority
JP
Japan
Prior art keywords
region
integrated circuit
semiconductor integrated
circuit device
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58053078A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59177945A (ja
Inventor
Yoji Nishio
Shoichi Furutoku
Ikuro Masuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58053078A priority Critical patent/JPS59177945A/ja
Publication of JPS59177945A publication Critical patent/JPS59177945A/ja
Publication of JPH0570942B2 publication Critical patent/JPH0570942B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H10D84/996—Masterslice integrated circuits using combined field effect technology and bipolar technology

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP58053078A 1983-03-28 1983-03-28 半導体集積回路装置 Granted JPS59177945A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58053078A JPS59177945A (ja) 1983-03-28 1983-03-28 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58053078A JPS59177945A (ja) 1983-03-28 1983-03-28 半導体集積回路装置

Publications (2)

Publication Number Publication Date
JPS59177945A JPS59177945A (ja) 1984-10-08
JPH0570942B2 true JPH0570942B2 (en]) 1993-10-06

Family

ID=12932763

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58053078A Granted JPS59177945A (ja) 1983-03-28 1983-03-28 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPS59177945A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62281443A (ja) * 1986-05-30 1987-12-07 Hitachi Ltd 半導体集積回路装置
JP2609746B2 (ja) * 1990-07-19 1997-05-14 株式会社東芝 半導体装置

Also Published As

Publication number Publication date
JPS59177945A (ja) 1984-10-08

Similar Documents

Publication Publication Date Title
US5420447A (en) Double buffer base gate array cell
JP3577131B2 (ja) ＢｉＣＭＯＳおよびＣＭＯＳゲートアレイ用の基本セル
JP3154411B2 (ja) Ｃａｄによってレイアウトされた２金属層集積回路ゲート・アレイ
EP0058504A2 (en) Method of constructing a delay circuit in a master slice IC
KR19990066747A (ko) 반도체 장치
KR890003147B1 (ko) 게이트 에레이
KR890004451B1 (ko) 바이폴라트랜지스터와 mos트랜지스터가 혼재하는 반도체 집적회로장치
US4525809A (en) Integrated circuit
JPH058585B2 (en])
JPH0434309B2 (en])
JPH0558582B2 (en])
JPH0570942B2 (en])
JPS586157A (ja) Ｃｍｏｓマスタ・スライスｌｓｉ
JPH0546104B2 (en])
JPH0120539B2 (en])
JPH0113223B2 (en])
JPH0371789B2 (en])
JP2780896B2 (ja) 半導体集積回路の製造方法
JPH0586668B2 (en])
JP2524027B2 (ja) 半導体集積回路装置
JPS59150446A (ja) 半導体集積回路装置
JPS644667B2 (en])
JPH05121680A (ja) 半導体集積回路装置
JPS60165751A (ja) 半導体集積回路装置
JPH0516187B2 (en])